


# CUSTOMIZING FPGA IMPLEMENTATION FLOWS FOR DOMAIN-SPECIFIC APPLICATIONS

Chris Lavin and Alireza Kaviani  
Xilinx Research Labs, San Jose, CA USA

## WHAT IS RAPIDWRIGHT?


- > **Companion framework for Vivado**
  - >> Fast, light-weight, open source
  - >> Communicates through Design CheckPoints<sup>1</sup> (DCPs)
  - >> Java code, Python scripting
- > **Enables targeted solutions**
  - >> Reuse & relocate pre-implemented modules
  - >> Just-in-time implementations
  - >> Create shells & overlays
- > **Power user ecosystem**
  - >> Academic algorithm validation
  - >> Rapid prototyping of CAD concepts

<sup>1</sup>DCP = netlist + P&R data + constraints




## WHAT CAN IT DO?

### BUILD ROUTED CIRCUITS




- > Well-defined circuits in seconds
- > Parameterizable library of generators

### REUSE P&R CIRCUITS



- > Reuse/relocate P&R circuits from Vivado
- > Combine P&R circuits together

## MOTIVATION





- > New tools are required to enable domain-specific optimizations (not easily achievable with existing tools)
- > Achieve higher efficiency by tailoring the architecture to characteristics of the domain
  - >> More effective parallelism for a specific domain, More effective use of memory bandwidth
  - >> Domain specific programming language

Source: A New Golden Age for Computer Architecture: (Domain-Specific Hardware/Software Co-Design) John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6e 2018  
Stanford and UC Berkeley, 13 June 2018

## A MODULAR PRE-IMPLEMENTED METHODOLOGY


### USER TASKS (MANUAL)

- Design selection attributes:
  - Modular
  - Latency tolerant
  - Prefers replication
- Placement planning



### TOOL TASKS (AUTOMATED)


- P&R modules cached:
  - Relocatable
  - Reusable
  - Timing predictable
- Run implementation



Design	Target Device	Baseline (initial design)	RapidWright <sup>1</sup> Flow	Gain	LUT	FF	DSP	BRAM
Seismic	KU040	270MHz	390MHz	41%	93%	5%	-	-
FMA	KU115	270MHz	417MHz	54%	25%	50%	97%	6%
GEMM	KU115	391MHz	462MHz	16%	19%	20%	87%	-
ML overlay	ZU9EG	368MHz	541MHz	50%	46%	29%	42%	96%

<sup>1</sup>RapidWright: Enabling Custom Crafted Implementations for FPGAs, FCCM 2018

- > FMA 1320 kernels
- > 97% DSP utilization
- > 4.4 TeraOp/s
- > "Fabric discontinuities"
  - >> SLR boundary
  - >> IO Columns
  - >> Laguna Tiles




## USE CASE EXAMPLES

### Customize ILA Probe Re-routing

- > **RapidWright probe router enables higher productivity**
  - >> 21X more debug turns per day
  - >> Highest level of routing preservation possible
  - >> Future innovation:
    - iteration with extra probe inputs
    - Automatic insertion of pipeline flops to manage timing


Vivado modify_debug_probes	RapidWright ProbeRouter	Δ
130 mins	6.3 mins	21X



### Pre-implemented Data Movement Shell


- > Goals
  - >> Minimize overhead of compute (and overlays)
  - >> Prove shell assembly model
- > Build-to-order LinkBlaze<sup>1</sup> shell
  - >> 512 bit, bi-directional
  - >> RapidWright Pre-implemented modules

<sup>1</sup> LinkBlaze: Efficient global data movement for FPGAs (ReConfig 2017)



### Just-in-time, Circuit Module Generators

- > **Build modules on-demand**
  - >> Placed and routed in seconds
  - >> Reusable and compose-able
  - >> Target spec performance
- > **Parameterizable Generators**
  - >> Adder
  - >> Subtractor
  - >> Multiplier
- > **Expression Generator**
  - >> Invokes math generators
  - >> Built to spec: 775MHz



## A FOUNDATION FOR COMMUNITY TOOLS

